Research Papers



A STUDY ON THE RADIATED SUSCEPTIBILITY OF PRINTED CIRCUIT BOARDS AND THE EFFECTS OF VIA FENCING

Godwin Jacob D'Souza Associate Professor, Dept. of Electronics, St Joseph's College (Autonomous) Bangalore.

ABSTRACT:-

Given the growing likelihood of modern electronic systems being exposed to high intensity radiated fields (HIRF) environments, there is increasing interest in understanding how these environments affect electronic systems. Backdoor coupling, in particular, is a significant concern for all electronics, yet the mechanisms behind it remain poorly understood. This study focuses on printed circuit board (PCB) backdoor coupling and the impact of via fencing. Previous research, which mainly examines ideal stackups, suggests that via fencing significantly reduces edge radiation. Our study employs both full wave electromagnetic modeling and experimental verification to investigate both ideal and practical PCB stackups. In the ideal scenario, our findings align with prior research, showing that via fencing substantially reduces coupling. However, in the practical scenario, we account for component footprints and traces that naturally create openings in the top ground plane. Both simulation and experimental data reveal that via fencing in this practical setup does not significantly mitigate coupling. This suggests that PCB edge coupling is not the dominant coupling mechanism, even when considering varying angles of incidence and polarization.

KEYWORDS : backdoor coupling; full wave modeling; high intensity radiated fields (HIRF); induced voltage; parallel plate resonance; printed circuit board (PCB) coupling; radiated susceptibility; viafencing; via stitching

1. INTRODUCTION

In recent years, there has been increasing concern about the impact of high intensity radiated fields (HIRF) environments on electronic devices and systems. These fields are generated by various sources, including high-power long-range communication antennas and directed energy weapons, often referred to as intentional electromagnetic interference (IEMI) sources. This concern extends to both civilian and military applications. Consequently, the Federal Aviation Administration (FAA) and the Department of Defense (DoD) have implemented hardening requirements and are working to better understand the effects of HIRF environments on electronic devices [1–8]. According to these standards and other reports, typical field strengths in HIRF environments can reach tens of kilovolts per meter (10

kV/m) [9–11] . As demonstrated in our results, such field strengths can easily induce voltages of 10 V or more, which is alarming for modern electronics that typically operate at supply voltages of 5 V or 3.3 V. Moreover, the trend towards lower supply voltages to meet power and thermal requirements exacerbates this issue.

Due to the complexity of modern electronic systems, this issue has been studied at various subsystem levels, ranging from components [9,12–14] and printed circuit boards (PCBs) [15–20] to cables [21–27] and enclosures [15,25–30], with some research even considering entire systems [31]. The problem is typically divided into four areas of study: coupling, energy distribution, device response, and system response.

This work specifically focuses on the coupling area, which is generally divided into two primary categories: front door coupling and backdoor coupling. Front door coupling refers to coupling to intentional antennas, while backdoor coupling involves coupling to unintentional antennas, such as wires, cables, PCB traces and planes, and component bondwires. The aim of this study is to enhance the understanding of the mechanisms behind backdoor coupling at the PCB level and to identify the key parameters that affect the degree of coupling. This knowledge could lead to the development of mitigation techniques that reduce coupling in HIRF environments, thereby decreasing the risk of system interruption or damage.

This study provides insights into PCB power and ground plane coupling and the effects of via fencing. To our knowledge, there has been limited investigation into PCB coupling in general, with related work primarily focusing on PCB emissions. Although emissions studies are complementary to radiated susceptibility studies due to the principle of reciprocity, it is important to avoid directly applying conclusions from one domain to the other.

Before discussing the existing literature on this topic, it is important to clarify terminology to prevent confusion. In this paper, the term "via stitching" refers to vias placed throughout the inner area of a PCB, while "via fencing" refers to vias placed around the perimeter of a PCB. Sparse via stitching naturally occurs in multilayer PCBs when grounding various component pads, but in some cases, additional via stitching is implemented to maintain low ground plane impedance and shorten return paths [32]. It is also worth noting that the term "via shielding" sometimes refers to surrounding specific traces with grounding vias to reduce crosstalk [33–35].

The existing literature includes substantial research on reducing PCB emissions using various techniques. For instance, the 20H rule, a commonly referenced guideline, suggests pulling the power plane back from the PCB edge by twenty times the dielectric thickness [36-45]. There is significant debate over the effectiveness of this method, indicating that its success may depend on other factors, such as the PCB stackup. Other studies have investigated via fencing around the PCB perimeter to create a pseudo Faraday cage [36,38,46-51]. Additionally, some groups have explored advanced techniques such as edge plating [36,38] and the incorporation of electromagnetic bandgap structures [52].

Many existing studies focus on emissions and often base their results on ideal PCB stackups [36–38,46,47,50,51,53]. These ideal stackups do not consider the presence of traces and vias that cause discontinuous planes. While such approaches have value, their conclusions may not necessarily apply to practical stackups and layouts.

This work makes two key contributions. First, it provides a novel investigation into the radiated susceptibility of PCBs and the effects of via fencing. Second, it offers a comparison between ideal and practical PCB stackups, which has not been addressed in the prior work cited

here. This comparison is crucial as it sheds light on whether via fencing significantly mitigates coupling in realistic scenarios.

This work is organized as follows: Section 2 discusses the theory behind power plane resonance and traditional via fencing approaches. Section 3 details the modeling and experimental methods used in this study. Section 4 presents a combination of simulated and experimental data for both an ideal multilayer PCB and a practical multilayer PCB. Finally, Section 5 offers a further discussion of the results and outlines plans for future work.

2. THEORY

2.1.Plane Coupling Theory

When a plane wave is incident on a PCB, it excites resonant modes on the planes and traces, depending on the PCB's geometry and dielectric material. Specifically, the PCB power and ground planes form a dielectric-loaded cavity or a parallel plate waveguide (15,23,30,36,54-5). The resonant frequencies (f_{mn}) of an ideal parallel plate waveguide can be calculated by considering the transverse magnetic (TM_{mn}) modes as follows:

$$f_{mn} = \frac{c}{2\sqrt{\varepsilon r}} \sqrt{\left(\frac{m}{a}\right) + \left(\frac{n}{b}\right)} \tag{1}$$

In this context, m and n are the mode indices, c is the speed of light, ϵr is the relative permittivity of the substrate, a and b are the length and width of the plates, respectively. For a 3D rectangular cavity, this equation would typically include a third term related to the height of the cavity. However, in practical PCBs, the vertical distance between the planes is much smaller than the wavelengths of interest, allowing us to ignore such modes. It should be noted that this equation applies to ideal parallel plates and does not directly extend to the multi-layer PCB structures studied here. For multi-layered structures and non-rectangular PCBs, eigenvalue analysis is generally used to determine resonant modes [23].

As an example, Figure 1 illustrates the electric field pattern for multiple resonant frequencies, including the fundamental TM10 and TM01 modes, as well as higher-order modes that can be excited in an ideal PCB structure. The electric field intensity varies across the power plane, resulting in variations in the measured induced voltage. Notably, at the nodes of the standing wave patterns (blue regions in the plots), the induced voltage is minimal.



Figure 1. Electric field patterns for a sample of transverse magnetic (TM) resonant modes within afour-layer printed circuit board (PCB): (a) TM10, (b) TM01, (c) TM11, and (d) TM41.

2.2.Via Fencing Theory

Most modern PCBs have at least four layers, typically including external signal layers and internal power and ground planes. Components are usually placed on both sides of the board to reduce size and maximize layout efficiency, necessitating the use of signal vias to transition signals between layers.

Leveraging the principle of reciprocity, it is useful to first consider this scenario from an emissions perspective. As current travels through these signal vias, radially propagating waves are generated within the power and ground planes, which effectively function as a parallel plate waveguide [36,37,49]. When these waves reach the board's perimeter, some energy is reflected due to impedance mismatch, while some is radiated away from the board.

Existing literature suggests that via fencing and perimeter plating increase reflections within the PCB, thereby reducing radiation. Consequently, via fencing and other edge treatment techniques might also mitigate coupling to the power and ground planes from an external plane wave. This work directly addresses this question.

3. MATERIALS AND METHODS

Both modeling and experimental procedures were employed to investigate the effectiveness of via fencing in reducing coupling to the PCB planes. All tested PCBs were designed identically, except for variations in via fencing density along the perimeter. A single surface mount sub-miniature version A (SMA) connector was used to measure the power plane voltage in a controlled manner. To ensure the simulation closely matched the experimental setup, the SMA connector was also included in the model.

3.1.Full Wave Modeling

Each design in this study underwent simulation using Ansys High Frequency Structure Simulator (HFSS), a full-wave electromagnetic simulation application. The PCB designs were excited with a plane wave having a 1 V/m electric field strength. It is important to note that the choice of 1 V/m for the field strength in this study was for convenience, resulting in induced voltages that were relatively low, typically in the millivolt range in the worst case scenario. However, when scaled to match typical field strengths encountered in HIRF environments, these voltages can escalate to levels capable of causing disruption and potentially permanent damage, as discussed previously.

A perfectly matched layer (PML) boundary condition was applied to replicate free space conditions, and a lumped port with a 50 Ω impedance was used as the load. In the ideal stackup, the port was positioned between the inner power and ground planes, whereas in the practical stackup, the port was situated at the end of an SMA connector (refer to Section 4 for model diagrams). Each model underwent frequency domain simulation across a frequency range of 0.1 to 10 GHz.

To measure the induced voltage at the port, a line was placed at the center of the port between the two conductors. The complex voltage phasor was then determined by integrating the electric field along this path.

$$\mathbb{V} = \int_{l} \vec{E} \cdot \vec{dl} \tag{2}$$

In HFSS, V represents the complex voltage drop defined along the path l where the electric field is integrated. This value is computed for each frequency in the sweep. Since phase is not a critical factor in this analysis, the plots presented here display the magnitude (V_peak) of the complex voltage.

$$V_{peak} = |\mathbb{V}|. \tag{3}$$

To enhance the accuracy of this calculation, an additional meshing operation was applied to the surface of the lumped port. This operation was configured to ensure a minimum of twenty meshing elements along the integration path. Moreover, the voltage quantity (V_peak) was incorporated as an additional convergence criterion in the HFSS adaptive meshing procedure, further ensuring the precision of the results.

3.2.Experimental Procedure

Experiments were conducted to validate the results of the HFSS simulations against physical test articles. Each Device Under Test (DUT) was placed in an anechoic chamber (Model 5247, ETS-Lindgren, Cedar Park, TX, USA) and exposed to radiation from an ultrabroadband 750 MHz–18 GHz horn antenna (Model 3115, ETS-Lindgren, Cedar Park, TX, USA). The horn antenna received a single-tone sinusoidal signal generated by a 25 GHz arbitrary waveform generator (AWG) (Model M8195A, Keysight, Santa Rosa, CA, USA), which was amplified by an 8 W wideband 1–22 GHz power amplifier (Model RFLUPA01G22GA, RF-Lambda, Carrollton, TX, USA). Measurements were taken using an 8 GHz mixed signal oscilloscope (Model WavePro 804-HD, Teledyne LeCroy, Chestnut Ridge, NY, USA). Although the simulations covered a frequency range of 0.1 to 10 GHz, the experimental setup was constrained to a range of 1 to 8 GHz. Figure 2 illustrates the complete experimental setup, including all equipment and fixtures.



Figure 2. Experimental setup loop for making controlled induced voltage measurements. Signal generation is performed using a waveform generator, power supply, amplifier, and horn antenna. An anechoic chamber is used to mimic free-space conditions in a controlled environment, and a fixture is used for holding the device under test (DUT) at a consistent location and in a consistent orientation. Voltage measurements are performed using an oscilloscope, and a PC with a custom Python module is used to automate the testing procedure.

To compare experimental voltages with simulated voltages, it was essential first to ascertain the electric field strength at the Device Under Test (DUT). This electric field strength was then used to normalize and scale the experimental measurements for direct comparison to the simulation results. To determine the electric field strength, a thorough characterization of the chamber and testing setup was conducted.

In the following derivation, some quantities are relative and are denoted with associated units in square brackets. Quantities without units are absolute. Throughout the derivation, emphasis is placed on relative quantities because they simplify the calculation significantly. It should be noted that absolute voltage and power quantities can be converted to relative quantities using the logarithmic function, as demonstrated in the following equations:

$P[dBW] = 10 \log(P)$	(4)
-----------------------	-----

 $V[dBV] = 20 \log(V)$ (5)

To characterize the chamber, a second horn antenna was initially positioned on the test article platform inside the anechoic chamber. A Vector Network Analyzer (VNA) (Model C2420, Copper Mountain, Indianapolis, IN, USA) was then employed to measure the scattering parameters of the two-port network formed by the horn antennas. Specifically, port 1 was connected to the amplifier, and port 2 was connected to the second horn antenna. The scattering parameter S21 in this context quantifies the change in power received after passing through the cabling, amplifier, transmitting antenna, free space within the chamber, and

receiving antenna. It effectively describes the relationship between the transmitted power (PT) and the received power (PR):

$$P_{\mathrm{R}}[\mathrm{dBW}] = P_{\mathrm{T}}[\mathrm{dBW}] + S_{21}[\mathrm{dB}]. \tag{6}$$

We can now relate the received power to the peak output voltage using basic circuit theory:

$$P_R = \frac{V_{rms}^2}{R} = \frac{\left(\frac{V_{peak}}{\sqrt{2}}\right)}{50} = \frac{V_{rms}^2}{100}$$
(7)

where $V_{\rm rms}$ and $V_{\rm peak}$ are the RMS and peak output voltages, respectively. This equation is then adjusted to utilize relative quantities as described by Equations (4) and (5):

$$10 \log (P_{\rm R}) = 10 \log \left(\frac{V_{peak}^2}{100}\right)$$
 (8)

$$P_{\rm R}[{\rm dBW}] = 20 \log V_{\rm peak} - 10 \log (100)$$
 (9)

$$P_{\rm R}[\rm dBW] = V_{\rm peak}[\rm dBV] - 20[\rm dB]. \tag{10}$$

By combining Equation (6) with Equation (10) and solving for V_{peak} we establish a relationship among the output voltage, the transmitted power, and the forward voltage gain scattering parameter:

$$V_{\text{peak}}[\text{dBV}] = P_{\text{T}}[\text{dBW}] + S_{21}[\text{dB}] + 20[\text{dB}].$$
(11)

Finally, the last step involves relating the output voltage to the incident electric field, which is achieved through basic antenna theory. Specifically, the Antenna Factor (AF) is a parameter that directly connects the voltage (V_{peak}) at the antenna port to the electric field strength (E) at the phase center of the antenna:

$$E[dBm^{-1}] = V_{peak}[dBV] + |AF[dBm^{-1}].$$
(12)

T

Note that the Antenna Factor is a parameter measured by the manufacturer during the characterization of a specific horn antenna. This data was obtained upon request.

By substituting Equation (11) into Equation (12) and solving for P_T we can calculate the power needed to generate a desired field strength at the Device Under Test (DUT):

$$P_{r}[dBW] = E [dBVm^{-1}] - S_{21} [dB] - 20[dB] - AF[dBm^{-1}].$$
(13)

This value is subsequently employed to adjust the waveform amplitude. The current configuration can produce field strengths exceeding 30 V/m at the Device Under Test (DUT).

A Python module was created to automate the experimental testing process. This module prompts the user to input the desired frequency range and the desired field strength at the DUT. It then manages the Arbitrary Waveform Generator (AWG) for signal generation and the oscilloscope for signal measurement.

For each test frequency, the Python module executes the following procedures:

- 1. Utilizes Equation (13) to calculate the required transmitted power necessary to achieve the desired field strength at the specified frequency.
- 2. Interacts with the AWG component Object Model (COM) driver to generate a single-tone sinusoidal waveform with a peak-to-peak voltage determined in the previous step.
- 3. Interfaces with the oscilloscope, instructing it to wait until the signal stabilizes and then measure the peak-to-peak voltage of the output signal.
- 4. De-embeds the frequency response of the output cabling and the oscilloscope to account for their effects.
- 5. Normalizes the compensated output response to match the user-defined field strength.
- 6. Records the frequency and normalized voltage measurement.

After completing the test process for the entire frequency range, the module exports a CSV file containing each normalized induced voltage measurement along with its corresponding frequency across the entire test frequency range.

4. **RESULTS**

4.1.Radiated Susceptibility of Ideal Multilayer PCB

We start with an ideal multilayer PCB devoid of pads, traces, or vias, depicted in Figure 3. Figure 4 illustrates the stackup of the PCB, detailing the thickness of each layer. FR4, with a nominal permittivity of 4.27, serves as the dielectric substrate. It's important to note that this PCB shares the same stackup as the practical PCBs examined in the subsequent section. The PCB dimensions are 1" x 2", and all ground layers—top and bottom copper layers and inner ground plane—are interconnected using via stitching throughout the PCB. The power plane in each design is set back from the edge to accommodate via fencing. An ideal port with a 50 Ω impedance is positioned between the power and ground planes.

The incident plane wave's angle of incidence and polarization were determined by initially conducting an emissions simulation for the ideal stackup. Following the principle of reciprocity, peak coupling is expected to occur when the plane wave aligns based on peak emissions. Therefore, the internal port was excited, and the far-field radiation pattern was observed. This simulation revealed that the majority of energy is radiated in the positive and negative z directions, with the electric field (\rightarrow E-field) polarized along the y-axis. Consequently, the plane wave was oriented accordingly, as depicted in Figure 3.

With all other parameters held constant, varying densities of via fencing were applied, and the voltage at the ideal port was measured. Figure 5 illustrates the different via fencing configurations, while Figure 6 presents the results obtained from these simulations.



Figure 3. Four-layer ideal PCB: (a) 3D model with incident wave normal to the top of the board (-z direction) and \pounds -field polarized in the *y* direction, (b) 3D model port location, and (c) 2D model port location between inner planes.



Figure 4. Four-layer PCB stackup including dielectric substrate, copper layers, and solder mask.

As depicted in the plot, there is a noticeable trend of decreasing voltage with increasing via density, which aligns with reduced emissions attributed to via fencing as documented in existing literature. Specifically, spacing the vias 20 mils apart results in a substantial reduction

of 35 to 45 dB in induced voltage across most of the frequency range compared to the design without via fencing. This improvement is significant; however, caution must be exercised in extrapolating these findings to dissimilar scenarios.

Additional angles of incidence and polarizations in the ideal case exhibit similar trends, but are omitted here for brevity. Unfortunately, due to the idealized nature of this design, these results cannot be experimentally validated. Nonetheless, given their consistency with other simulations and experimental tests on emissions, these data can be considered representative for an ideal PCB.





(b)

(d)





Figure 5. Variations in via fencing density around the perimeter of the PCB: (a) no via fence, (b) 400 mil via spacing, (c) 100 mil via spacing, and (d) 20 mil via spacing. Images show the corner of each PCB design for easy comparison. Note that in all cases, via stitching is present internal to the board to tie all ground layers together.



Figure 6. Induced voltage on the power plane of a four-layer ideal PCB with varying via fencing density.

4.2. Radiated Susceptibility of Practical Multilayer PCB

In the practical PCB design, component footprints and traces were introduced on the top layer. As depicted in Figure 7, separate simulations were conducted for three distinct angles of incidence:

- Case 1: Wave propagates in the negative z direction (-z) with the electric field (E-field) polarized along the y axis.
- Case 2: Wave propagates in the negative y direction (-y) with the E-field polarized along the z axis.
- Case 3: Wave propagates in the positive z direction (+z) with the E-field polarized along the y axis.

Each case was chosen based on emissions simulations and analysis of the far-field radiation pattern. By observing how the PCB emits radiation, we can identify which angles and polarizations result in maximum coupling. In this PCB setup, Case 3 represents the orientation with maximum emissions, followed by Case 1 and Case 2.



Figure 7. Four-layer practical PCB with two separate incident wave scenarios. The practical design includes component footprints and traces on the top layer as well as a surface mount sub-miniature version A (SMA) connector model for experimental measurements.

In practical PCB designs, component footprints and traces introduce openings in the top ground plane through which electromagnetic energy can enter. Additionally, an SMA connector is incorporated with its center pin directly connected to the power plane via a short trace and via. It's important to note that a surface mount SMA is used here instead of a through-hole connector to better simulate a real component with a power pin. The SMA connector is included in the simulation to closely mimic experimental testing conditions wherever feasible. Once again, the density of via fencing is varied, and the voltage at the SMA port is measured. The following sections present both simulated data and experimental data, accompanied by relevant discussions.

4.2.1. Practical PCB Simulation Results

The practical PCB designs were simulated using the same procedure and settings as the ideal designs. Figure 8 displays the simulated results for each angle of incidence and via fencing density. Upon reviewing the plots in Figure 8, several observations can be made, highlighting notable differences from the ideal case.

Firstly, it is evident that in the practical design, resonant modes are more pronounced, especially at lower frequencies. The induced voltage is also significantly higher across most of the frequency range, indicating that more electromagnetic energy reaches the power plane. For instance, in Figure 8a, the peak voltage (approximately 3 mV) suggests that if scaled by a typical high intensity field strength (10 kV/m), the circuit would experience an induced voltage of 30 V.

Furthermore, a notable observation is that there is minimal variation among the different densities of via fencing. At frequencies where deviations occur, via fencing generally reduces coupling, but occasionally it results in increased coupling. In regions where via fencing is effective, it can achieve a reduction in induced voltage ranging from 5 dB to 20 dB (as indicated by shaded areas in Figure 8). While this improvement is not as extensive as in the ideal case and doesn't cover the entire frequency range uniformly, it still

represents a significant enhancement that could mean the difference between permanent damage and temporary malfunction.

Another important finding is the limited discernible difference among each angle of incidence and polarization. As anticipated, the amplitude varies to some extent because certain angles and polarizations can more effectively excite resonant modes. However, the differences in the effectiveness of via fencing densities remain relatively consistent across all cases. This consistency was also observed in additional angles of incidence and polarizations beyond the three cases presented here.



Figure 8. Induced voltage on the power plane of a four-layer practical PCB with varying via fencing density: (a) plane wave propagating in the negative *z* direction (Case 1), (b) plane wave propagating in the negative *y* direction (Case 2), and (c) plane wave propagating in the positive *z* direction (Case 3). The shaded regions indicate where via fencing reduces induced voltage.

Based on these observations, it is evident that in the practical case examined here, the primary coupling mechanism involves electromagnetic energy reaching the power plane through openings in the top layer. Interestingly, similar outcomes were achieved when the entire PCB edges were covered with perfect electric conductor (PEC) sheets, indicating minimal energy transfer through edge coupling. This finding contrasts with

expectations drawn from previous studies on emissions and via fencing, which suggest that via fencing could substantially reduce coupling, akin to the ideal scenario presented earlier. However, in practical scenarios, this reduction may not always occur.

Further validation of this conclusion was obtained through transient simulations of practical designs. Animated field simulations clearly illustrate that energy enters the power plane through narrow openings in the top layer. While energy leakage does occur through the PCB edges, the dominant behavior involves energy ingress via the top layer. This observation holds true even for incident fields at the edge (Figure 8b) and bottom (Figure 8c) of the PCB.

To illustrate this transient behavior, the trace layout of the practical PCB design was adjusted to create three distinct configurations, each with unique openings in the top layer. Subsequent transient simulations plotted surface current density on the power plane, confirming consistent behavior with previous findings. The simulations revealed high surface current density near traces and pads, precisely aligning with locations of the top layer openings (Figure 9).



Figure 9. Power plane surface current density for varying trace routing layouts: (**a**) Layout 1, (**b**) Layout 2, and (**c**) Layout 3. Pads and traces are colored black to indicate where openings in the top layer exist. The plots show that surface currents are first excited where openings exist, indicating that electromagnetic energy reaches the power plane through these openings.

4.2.2. Practical PCB Experimental Results

While HFSS provides valuable field visualizations, model validation remains crucial whenever feasible. Experimental data not only validate the model but also account for factors that are challenging to accurately simulate or would require impractical simulation times. To validate the practical PCB design, four identical PCBs were manufactured with varying densities of via fencing on an FR4 substrate with a nominal permittivity of 4.27. Figure 10 displays images of these PCBs, showcasing the different via fencing densities.

For experimental verification, the procedure outlined in Section 3 was employed. Figure 11 presents a comparison between simulated and experimental data for a scenario where the

wave propagates in the negative z direction (Case 1). Additionally, Figure 12 separates the simulation and experimental curves, providing a detailed comparison of via fencing performance. Figure 11 contributes to model validation insights, whereas Figure 12 offers clarity on the effectiveness of via fencing.



Figure 10. Variations in via fencing density around the perimeter of the fabricated PCBs: (**a**) no via fence, (**b**) 400 mil via spacing, (**c**) 100 mil via spacing, and (**d**) 20 mil via spacing. Note that in all cases, via stitching is present internal to the board to tie all ground layers together.



Figure 11. Comparison of simulated vs. experimentally measured induced voltage for each via fencing variation: (a) no via fence, (b) 400 mil via spacing, (c) 100 mil via spacing, and (d) 20 milvia spacing. The experimental data validate the modeling results and give further proof that the dominant coupling mechanism is not at the PCB edges.

A STUDY ON THE RADIATED SUSCEPTIBILITY OF PRINTED CIRCUIT BOARDS AND THE EFFECTS OF VIA FENCING



Figure 12. Comparison of simulated vs. experimentally measured induced voltage for a plane wave propagating in the negative *z* direction (Case 1): (**a**) simulation and (**b**) experimental. The experimental data deviate slightly from the simulation data but similarly demonstrate that via fencing density does not dramatically affect coupling.

As shown in Figure 11, the experimental measurements closely align with the simulated data. Across each variation in via fencing density, the induced voltage exhibits similar magnitudes and resonant peaks at comparable frequencies. Expectedly, there are slight deviations attributable to several factors. The model's nominal dimensions differ from actual fabrication measurements; the boards were found to be slightly thicker than nominal, and inner layer spacing varied. Moreover, the model assumes a constant permittivity for FR4, whereas in reality, permittivity varies with frequency. The presence of the experimental measurement cable, not accounted for in the model, also influences the PCB's near-field characteristics. Despite these differences, the overall agreement between simulation and experiment is robust, validating both approaches in the context of radiated testing challenges.

In Figure 12b, the experimental data further reveals minimal variation in induced voltage among different via fencing densities. Similar to simulation results, via fencing occasionally reduces coupling while in other instances it increases it. However, across different angles of incidence, variations with via fencing show more noticeable reductions in induced voltage, albeit by a modest margin.

5. DISCUSSION

The research presented here offers unique insights into board-level coupling mechanisms and mitigation techniques, which are crucial for advancing understanding in this field. Contrary to previous assumptions regarding the efficacy of via fencing, the data indicate that via fencing does not significantly mitigate coupling in practical PCBs. However, slight improvements were observed at specific frequencies, making via fencing a cost-effective addition to PCB designs. In contrast, edge plating, though more costly, did not provide additional benefits beyond traditional via fencing.

It is essential to emphasize the limited applicability of these findings to other scenarios. The observed behavior is likely specific to stackups where a power plane is adjacent to an outer signal layer, allowing direct excitation of surface currents on the power plane by electromagnetic energy. Different stackups may exhibit different coupling behaviors.

For instance, a six-layer PCB with a shielding layer between the top signal layer and the inner power plane might shift the dominant coupling mechanism to edge coupling. This scenario could potentially benefit from high-density via fencing for effective mitigation.

Future research will explore such scenarios and expand investigations to include parameters like power plane pullback, layer separation, board thickness, substrate permittivity, and losses. These efforts aim to develop comprehensive PCB design guidelines tailored for systems operating in High-Intensity Radiated Fields (HIRF) environments.

REFERENCES

- 1. *High-Intensity Radiated Fields (HIRF) Protection for Aircraft Electrical and Electronic Systems*; Proposed Rule, 71 F.R. 5553; Federal Register: Washington, DC, USA, 2006
- 2. *High-Intensity Radiated Fields (HIRF) Protection for Aircraft Electrical and Electronic Systems*; Final Rule, 72 F.R. 44015; Federal Register: Washington, DC, USA, 2007.
- 3. *High-intensity Radiated Fields (HIRF) Protection*; 14 C.F.R. § 23.1308; Federal Register: Washington, DC, USA, 2007.
- 4. *High-intensity Radiated Fields (HIRF) Protection*; 14 C.F.R. § 25.1317; Federal Register: Washington, DC, USA, 2007.
- 5. *High-intensity Radiated Fields (HIRF) Protection*; 14 C.F.R. § 27.1317; Federal Register: Washington, DC, USA, 2007.
- 6. *High-intensity Radiated Fields (HIRF) Protection*; 14 C.F.R. § 29.1317; Federal Register: Washington, DC, USA, 2007.
- 7. The Certification of Aircraft Electrical and Electronic Systems for Operation in the Highintensity Radiated Fields (HIRF) Environment. In *Fed. Aviat. Adm. Advisory Circular, AC No: 20-158A*; Federal Aviation Administration: Washington, DC, USA, 2014.
- 8. Heather, F.W. High intensity radiated field external environments for civil aircraft. In Proceedings of the IEEE International Symposium on Electromagnetic Compatability, Seattle, WA, USA, 2–6 August 1999; pp. 963–968. [CrossRef]
- 9. Bäckström, M.G.; Lövstrand, K.G. Susceptibility of electronic systems to high-power microwaves: Summary of test experience.

IEEE Trans. Electromagn. Compat. 2004, 46, 396–403. [CrossRef]

- 10. Larsson, A.; Johansson, B.; Nyholm, S.E. Radiated electric field strength from high-power microwave systems. *IEEE Trans. Electromagn. Compat.* **2008**, *50*, 758–761. [CrossRef]
- 11. Steinar, B. *The Physics of HPM Sources*; FFI Report; Norwegian Defense Research Establishment: Kjeller, Norway, 2008
- 12. Shurenkov, V.; Pershenkov, V. Electromagnetic pulse effects and damage mechanism on the semiconductor electronics. *Electron. Energ.* **2016**, *29*, 621–629. [CrossRef]
- Goransson, G. HPM effects on electronic components and the importance of this knowledge in evaluation of system susceptibility. In Proceedings of the IEEE International Symposium on Electromagnetic Compatability, Seattle, WA, USA, 2–6 August 1999; pp. 543–548. [CrossRef]
- 14. Radasky, W.A.; Bäckström, M. Brief historical review and bibliography for Intentional Electromagnetic Interference (IEMI). In Proceedings of the 2014 XXXIth URSI General Assembly and Scientific Symposium, Beijing, China, 16–23 August 2014; pp. 1–4. [CrossRef]
- 15. Du, J.K.; Hwang, S.M.; Ahn, J.W.; Yook, J.G. Analysis of coupling effects to PCBs inside waveguide using the modified BLT equation and full-wave analysis. *IEEE Trans. Microw. Theory Tech.* **2013**, *61*, 3514–3523. [CrossRef]
- 16. Bernardi, P.; Cicchetti, R. Response of a Planar Microstrip Line Excited by an External

Electromagnetic Field. *IEEE Trans. Electromagn. Compat.* **1990**, *32*, 98–105. [CrossRef]

- 17. Bernardi, P.; Cicchetti, R.; Pirone, C. Transient response of a microstrip line circuit excited by an external electromagnetic source.
 - *IEEE Trans. Electromagn. Compat.* **1992**, *34*, 100–108. [CrossRef]
- 18. Leone, M.; Singer, H.L. On the coupling of an external electromagnetic field to a printed circuit board trace. *IEEE Trans. Electromagn. Compat.* **1999**, *41*, 418–424. [CrossRef]
- 19. Leone, M. Radiated susceptibility on the printed-circuit-board level: Simulation and measurement. *IEEE Trans. Electromagn. Compat.* **2005**, *47*, 471–478. [CrossRef]
- 20. Veropoulos, G.P.; Papakanellos, P.J.; Vlachos, C. A Probabilistic Approach for the Susceptibility Assessment of a Straight PCB Trace Excited by Random Plane-Wave Fields. *IEEE Trans. Electromagn. Compat.* **2018**, *60*, 258–265. [CrossRef]
- 21. Silfverskiöld, S.; Bäckström, M.; Lorén, J. Microwave field-to-wire coupling measurements in anechoic and reverberation chambers. *IEEE Trans. Electromagn. Compat.* **2002**, *44*, 222–232. [CrossRef]
- 22. Kim, S.; Lee, J.; Choi, J.S.; Yook, J.G. Analysis of Electromagnetic Pulse Coupling into Electronic Device Considering Wire and PCB Resonance. In Proceedings of the 2018 International Symposium on Antennas and Propagation, Busan, Korea, 23–26 October 2018; pp. 521–522.
- 23. Kim, S.; Noh, Y.H.; Lee, J.; Lee, J.; Choi, J.S.; Yook, J.G. Electromagnetic Signature of a Quadcopter Drone and Its Relationship with Coupling Mechanisms. *IEEE Access* **2019**, *7*, 174764–174773. [CrossRef]
- 24. Paul, C.R. Introduction to Electromagnetic Compatibility; Wiley: Hoboken, NJ, USA, 2006.
- 25. Nana, R.K.; Korte, S.; Dickmann, S.; Garbe, H.; Sabath, F. Estimation of the threat of IEMI to complex electronic systems. *Adv. Radio Sci.* **2009**, *7*, 249–253. [CrossRef]
- Nana, R.K.; Dickmann, S.; Schetelig, B.; Keghie, J.; Sabath, F. Estimation of the threat of IEMI to marine equipment and EM hardening solutions. In Proceedings of the International Conference on Electromagnetics in Advanced Applications, Turin, Italy, 14–18 September 2009; pp. 51–54. [CrossRef]
- 27. Nana, R.K.; Dickmann, S.; Sabath, F. Electromagnetic field vulnerability of complex systemsan application of EM topology. *Adv. Radio Sci.* **2008**, *6*, 273–277. [CrossRef]
- Abadpour, S.; Dehkhoda, P.; Karami, H.R.; Moini, R. Aperture size effect on the susceptibility of a PCB inside an enclosure. In Proceedings of the International Conference on Electromagnetics in Advanced Applications, Turin, Italy, 12–16 September 2011; pp. 741–744. [CrossRef]
- Du, J.K.; Ahn, J.W.; Hwang, S.M.; Yook, J.G. Analysis of coupling effects in waveguides using the BLT Equation and Numerical Methods. In Proceedings of the IEEE/MTT-S International Microwave Symposium Digest, Montreal, QC, Canada, 17–22 June 2012; pp. 1–3. [CrossRef]
- Du, J.K.; Kim, Y.; Yook, J.G.; Lee, J.; Choi, J.S. Coupling effects of incident electromagnetic waves to multilayered PCBs in metallic enclosures. In Proceedings of the International Workshop on Antenna Technology, Seoul, Korea, 4–6 March 2015; pp. 359–361. [CrossRef]
- Kreitlow, M.; Sabath, F.; Garbe, H. Analysis of IEMI effects on a computer network in a realistic environment. In Proceedings of the IEEE International Symposium on Electromagnetic Compatibility (EMC 2015), Dresden, Germany, 16–22 August 2015; pp. 1063–1067. [CrossRef]
- 32. Chen, H.C.; Bai, Y.W. Improvement of high current density PCB design on a high end server system. In Proceedings of the 2013 IEEE International Symposium on Industrial

Electronics, Taipei, Taiwan, 28–31 May 2013. [CrossRef]

- 33. Suntives, A.; Khajooeizadeh, A.; Abhari, R. Using via fences for crosstalk reduction in PCB circuits. In Proceedings of the 2006 IEEE International Symposium on Electromagnetic Compatibility, Portland, OR, USA, 14–18 August 2006; pp. 34–37. [CrossRef]
- 34. Zhi, L.; Wang, Q.; Shi, C. Application of guard traces with vias in the RF PCB layout. In Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, Beijing, China, 21–24 May 2002; pp. 771–774. [CrossRef]
- 35. Anupama, V.; Salil, P. Analysis of different techniques for reduction of SI and emission from PCB trace. In Proceedings of the 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), Tiruvannamalai, India, 7–9 January 2013. [CrossRef]
- 36. Gisin, F.; Pantic-Tanner, Z. Minimizing EMI caused by radially propagating waves inside high speed digital logic PCBs. In Proceedings of the 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), Tiruvannamalai, India, 7–9 January 2013; pp. 624–631. [CrossRef]
- 37. Gisin, F.; Pantic-Tanner, Z. Radiation from printed circuit board edge structures. In Proceedings of the 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility, Montreal, QC, Canada, 13– 17 August 2001; pp. 881–883. [CrossRef]
- Xu, H.Y.; Zhang, M.S.; Tan, H.Z. Modeling and comparison of different edge radiation suppression methods in printed circuit boards. In Proceedings of the 15th International Conference on Electronic Packaging Technology, Chengdu, China, 12–15 August 2014; pp. 551–554. [CrossRef]
- 39. Montrose, M.I. Voltage and return plane bounce affecting digital components using different printed circuit board edge termination methodologies. *IEEE Trans. Electromagn. Compat.* **2011**, *53*, 802–805. [CrossRef]
- Montrose, M.I.; Liu, E.X. Power and ground bounce effects on component performance based on printed circuit board edge termination methodologies. In Proceedings of the 2007 IEEE International Symposium on Electromagnetic Compatibility, Honolulu, HI, USA, 9–13 July 2007. [CrossRef]
- Montrose, M.I.; Liu, E.X. Radiated emission analysis from printed circuit board edges using multiple stimulus sources. In Pro- ceedings of the 2006 17th International Zurich Symposium on Electromagnetic Compatibility, Singapore, 27 February–3 March 2006; pp. 574–577. [CrossRef]
- 42. Montrose, M.I.; Li, E.P.; Jin, H.F.; Yuan, W.L. Analysis on the effectiveness of the 20-H rule for printed-circuit-board layout to reduce edge-radiated coupling. *IEEE Trans. Electromagn. Compat.* **2005**, *47*, 227–233. [CrossRef]
- Montrose, M.I.; Enxiao, L.; Li, E.P. Analysis on the effectiveness of printed circuit board edge termination using discrete components instead of implementing the 20-H Rule. In Proceedings of the 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559), Silicon Valley, CA, USA, 9–13 August 2004; pp. 45–50. [CrossRef]
- 44. Montrose, M.I.; Hong-Fang, J.; Li, E.P. Analysis on the effectiveness of high speed printed circuit board edge radiated emissions based on stimulus source location. In Proceedings of the 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat.

No.04CH37559), Silicon Valley, CA, USA, 9–13 August 2004; pp. 51–56. [CrossRef]

- 45. Li, E.P.; Yuan, W.L.; Yi, J.; Li, L.W.; Montrose, M.I. Analysis on the effectiveness of the 20-H rule using numerical simulation technique. In Proceedings of the 2002 IEEE International Symposium on Electromagnetic Compatibility, Minneapolis, MN, USA, 19– 23 August 2002; pp. 328–333. [CrossRef]
- 46. Chiappe, J. A comparison of relative shielding provided by stitching vias and edge plating. In Proceedings of the 2015 IEEE Symposium on Electromagnetic Compatibility and Signal Integrity, Santa Clara, CA, USA, 15–21 March 2015; pp. 101–106. [CrossRef]
- 47. Ye, X.; Hockanson, D.M.; Li, M.; Ren, Y.; Cui, W.; Drewniak, J.L.; DuBroff, R.E. EMI mitigation with multilayer power-bus stacks and via stitching of reference planes. *IEEE Trans. Electromagn. Compat.* **2001**, *43*, 538–548. [CrossRef]
- Cao, Y.S.; Wang, Y.; Wu, S.; Yang, Z.; Fan, J. PCB Edge Shielding Effectiveness Evaluation and Design Guidelines. In Proceedings of the 2018 IEEE Symposium on Electromagnetic Compatibility, Signal Integrity and Power Integrity (EMC, SI & PI), Long Beach, CA, USA, 30 July–3 August 2018. [CrossRef]
- 49. Lindseth, W. Effectiveness of PCB perimeter Via fencing: Radially propagating EMC emissions reduction technique. In Proceedings of the 2016 IEEE International Symposium on Electromagnetic Compatibility (EMC), Ottawa, ON, Canada, 25–29 July 2016; pp. 627–632. [CrossRef]
- Wu, X.; Kermani, M.H.; Ramahi, O.M. Mitigating multi-layer PCB power bus radiation through novel mesh fencing techniques. In Proceedings of the Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710), Princeton, NJ, USA, 27–29 October 2003; pp. 207–210. [CrossRef]
- 51. Wu, X. Resistive fencing technique for multi-layer PCB power bus radiation mitigation. In Proceedings of the 2004 3rd International Conference on Computational Electromagnetics and Its Applications, Beijing, China, 1–4 November 2004; pp. 276– 279. [CrossRef]
- 52. Shahparnia, S.; Ramahi, O.M. Electromagnetic interference (EMI) reduction from printed circuit boards (PCB) using electromag- netic bandgap structures. *IEEE Trans. Electromagn. Compat.* **2004**, *46*, 580–587. [CrossRef]
- 53. Wang, L.; Schuster, C. Investigation of Radiated EMI from Printed Circuit Board Edges up to 100 GHz by Using an Effective Two-Dimensional Approach. In Proceedings of the 2018 International Symposium on Electromagnetic Compatibility (EMC EUROPE), Amsterdam, The Netherlands, 27–30 August 2018; pp. 473–476. [CrossRef]
- Chen, R.L.; Chen, J.; Hubing, T.H.; Shi, W. Analytical model for the rectangular powerground structure including radiation loss. *IEEE Trans. Electromagn. Compat.* 2005, 47, 10–16. [CrossRef]
- 55. Lo, Y.T.; Solomon, D.; Richards, W.F. Theory and Experiment on Microstrip Antennas. *IEEE Trans. Antennas Propag.* **1979**, *27*, 137–145. [CrossRef]
- 56. Xu, M.; Hubing, T.H. Estimating the power bus impedance of printed circuit boards with embedded capacitance. *IEEE Trans.Adv. Packag.* **2002**, *25*, 424–432. [CrossRef]