Indian Streams Research Journal

Volume : IV, Issue : V, June - 2014

FPGA IMPLEMENT A TION OFPIPELINED STEERABLE GAUSSIAN SMOOTHING FIL TER

Shraddha Barbole, Sanjeevani Shah

DOI : 10.9780/22307850, By : Laxmi Book Publication

Abstract :

Smoothing filters have wide area of applications such as image and video analysis, which extends to Edge detection, motion analysis, line parameter estimation, and texture analysis. This can be achieved using directional smoothers. Directional smoothing filters which can achieve orientation in any arbitrary direction are essential. It is essential to have computing resources. Hardware devices having capability of parallel processing can be used to obtain real time performance. This is the property of steerability , in which several filtering operations outputs are linearly combined to achieve output of a directional filter which is arbitrarily oriented. Though the literature describes the several efficient FPGA implementations of the convolution operation for non-separable and separable, limited work is available related to steerable filter implementations. In this system, steerable Gaussian smoothing filters are implemented on an FPGA platform using Virtex-V evaluation board. The key advantages of FPGAs over DSP implementations include integration, performance and customization using design techniques of parallel and pipeline operations. A pipelined approach of convolution gives the less number of resources.

Keywords :

Article :

• Download PDF
• View PDF Online
• Full Text HTML

Cite This Article :

References :

1. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
2. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
3. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
4. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
5. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
6. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
7. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
8. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
9. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
10. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
11. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
12. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
13. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
14. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
15. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
16. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
17. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
18. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
19. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
20. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
21. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
22. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
23. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
24. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
25. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
26. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
27. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
28. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
29. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
30. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
31. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
32. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
33. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
34. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
35. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
36. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
37. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
38. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
39. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
40. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
41. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
42. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
43. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
44. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
45. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
46. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
47. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
48. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
49. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
50. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
51. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
52. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
53. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
54. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
55. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
56. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
57. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
58. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
59. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
60. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
61. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
62. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
63. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
64. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
65. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
66. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
67. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
68. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
69. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
70. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
71. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
72. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
73. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
74. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
75. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
76. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
77. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
78. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
79. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
80. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
81. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
82. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
83. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
84. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
85. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
86. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
87. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
88. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
89. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
90. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
91. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
92. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
93. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
94. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
95. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
96. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
97. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
98. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
99. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
100. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
101. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
102. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
103. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
104. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
105. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
106. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
107. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
108. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
109. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
110. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
111. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
112. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
113. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
114. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
115. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
116. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
117. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
118. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
119. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
120. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
121. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
122. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
123. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
124. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
125. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
126. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
127. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
128. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
129. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
130. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
131. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
132. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
133. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
134. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
135. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
136. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
137. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
138. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
139. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.
140. M.S. Andrews, “Architectures for Generalized 2D FIR Filtering using Separable Filter Structures”, Proceeding of Acoustics, Speech and Signal Processing, 1999.
141. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
142. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
143. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
144. C.S Bouganis, P .Y .K Cheung, J.Ng and A. Bharath, “ A Steerable Complex Wavelet Construction and its Implementation on FPGA”, in Proc. International Conference on Field Programmable Logic and Applications, 2004, pp.394-403.
145. D. V enkateshwar Rao and M. V enkatesan , “An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C”, International Journal of Engineering and Applied Sciences, 2006
146. Hui Zhang, Mingxin Xia, and Guangshu Hu, “A Multiwindow Partial Buffering Scheme for FPGA Based 2-D Convolvers, IEEE Transaction on Circuits and Systems, Feb 2007.
147. Francisco Cardells-T ormo and Pep-Lluis Molinet, “Area-Efficient 2-D Shift-V ariant Convolvers for FPGA-Based Digital Image Processing”, IEEE Transactions On Circuits And Systems—Ii: Express Briefs, V ol. 53, No. 2, February 2006, pp 105-109.

Article Post Production

No data exists for the row/column.